Verification Engineer
- 20萬-40萬/年
- 上海
- |
- 5年以上
- |
- 本科
- |
- 全職
入職獎是企業(yè)為了找到像您一樣的人才而設立的獎金
企業(yè)會在您入職并通過試用期后一個月內(nèi)向您發(fā)放全額入職獎
摩爾人招聘只展示企業(yè)設立的入職獎金,不承擔相關連帶責任噢
職位誘惑: 年終獎金,五險一金,福利好,成長空間大
發(fā)布時間: 2019-11-13發(fā)布
職位描述
1. Position Title: Verification Engineer
JDiscription:
1. Responsible for advanced verification methodology development for IP verification
2. Responsible for TOP level verification planning, behavioral modeling, system level verification environment setup, test case development and regressions
3. Mixed signal simulation
4. Co-work with IP teams on IP verification
5. Co-work with team on silicon validation and issue debug
Qualification Requirement
1. master /bachelor degree in microelectronic circuit or systems
2. At least 5 years’ experience in product’s verification position
3. Experience in FPGA, automotive Battery manager system is a plus
4. Experience in mixed signal simulation and familiar with CADENCE AMS tool is a plus.
5. Skilled in scripting language, such as TCL, Perl, C shell, Makefile
6. Good communication skill
7. Good knowledge of the English language (both written and verbal)