- 20萬-40萬/年
- 上海
- |
- 工作經(jīng)驗不限
- |
- 碩士
- |
- 全職
職位誘惑: 五險一金,福利好,老板nice,十五薪
發(fā)布時間: 2019-12-10發(fā)布
職位描述
Job Responsibility:
- Digital design of communication IC.
- Work with architect engineers to develop design specification of IP features
- RTL Implementation in Verilog HDL, CDC check, synthesis and timing analysis
- Work closely with verification and validation engineers to fix issues
Job Requirements:
- MS major in ME/EE/CS or related
- Experience with front-end IP/SoC design
- Skills in RTL Coding, synthesis, timing analysis and closure
- Knowledge of AMBA AXI/AHB/APB Bus
- Experience with USB/PCIe/SATA controller design is a plus
- Knowledge of FPGA development is a plus
- Strong script skill in Perl/Tcl is a plus
- Good english document reading and writing skills
- Good communication skill
- Quick learning skill
職位發(fā)布者
滬公網(wǎng)安備31011502017136號