欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見(jiàn)反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對(duì)職位有興趣?上傳您的簡(jiǎn)歷無(wú)需注冊(cè),即可直接投遞您心儀的職位
御芯微

數(shù)字電路設(shè)計(jì)工程師

收藏職位
  • 我要分享
  • 6萬(wàn)-12萬(wàn)/年
  • 北京
  • |
  • 應(yīng)屆生/在校生
  • |
  • 碩士
  • |
  • 實(shí)習(xí)

職位誘惑: 年終獎(jiǎng)金,福利好,老板nice,股票期權(quán),技能培訓(xùn),交通補(bǔ)助,成長(zhǎng)空間大,技術(shù)領(lǐng)先

發(fā)布時(shí)間: 2020-04-15發(fā)布

職位描述

職責(zé)描述:
The candidate is expected as an experienced engineer, capable of making reality of IC design and implementation.
The person on this position will work closely with system team and marketing team, should be good at communication.
The products focus on high speed mixed signal transmission; panel control for monitor, TV, tablet or cell phone screen, including the related frameworks and services.

任職要求:
1.Logic design & implementation by Verilog on module level, and chip integration;
2.Design synthesis, timing analysis, DFT and ATPG; 
3.Work closely with backend engineer for chip tape-out; 
4.Work closely with application engineer for chip bring-up, debug and solve problem;
5.Good IC verification skills and basic knowledge of logic and circuit design, good communication and problem solving skills;
6.Experience with professional verification tools such as System Verilog, VMM/OVM/UVM or System C/Testbuilder, etc. Good knowledge of Perl and shell programming would be an added advantage.

職位發(fā)布者

賀瑾

HR

7天

簡(jiǎn)歷處理用時(shí)

100%

簡(jiǎn)歷及時(shí)處理率

您還未登錄。已有賬號(hào), 點(diǎn)此登錄,直接投遞

推薦朋友

一鍵投遞