ASIC Layout Design Engineer
- 30萬-40萬/年
- 上海
- |
- 3年以上
- |
- 本科
- |
- 全職
職位誘惑: 五險一金,福利好,老板nice
發(fā)布時間: 2019-02-25發(fā)布
職位描述
Responsibilities:
• Understand the ASIC design/verification flow and help design/verification engineers to accomplish targets.
• Develop infrastructure and environment for IP/SoC level design verification.
• Closely working with Design/Architecture/Verification team to develop new verification component.
Requirements:
• Major in Electrical Engineering, Computer Science or related
• Good understanding on ASIC design verification flow
• Good design verification experience
• Programming knowledge on Verilog/SystemVerilog, C/C++
• Knowledge on Perforce, OVL, SVA, SV, UVM, script programming etc.
• Should have good communication skills (both written and oral) and should be able to participate cross functional engineering teams geographically.
• Strong problem solving skills
職位發(fā)布者
AMD
HR
簡歷處理用時
簡歷及時處理率
推薦朋友