Design Verification Engineer
- 19萬-30萬/年
- 南京
- |
- 1-3年
- |
- 本科
- |
- 全職
職位誘惑: 技術(shù)領(lǐng)先,成長空間大,年終獎金,年度旅游
發(fā)布時間: 2018-08-13發(fā)布
職位描述
1. The candidates should have BS or MS in Electrical Engineering or related.
2. The candidates should have 1~3 years of experience in ASIC/FPGA verification, using modern verification methodologies encompassing constrained random and assertion/coverage based environments.
3. The candidates should be familiar with Verilog, System Verilog and OVM/UVM
4. Experience with TCAM/Networking/Storage is a plus
5. Familiar with shell/perl/make is a plus
6. Good communication and problem solving skills.