欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對(duì)職位有興趣?上傳您的簡(jiǎn)歷無(wú)需注冊(cè),即可直接投遞您心儀的職位
ADI

DV Engineer - Healthcare Team

收藏職位
  • 我要分享
  • 30萬(wàn)-50萬(wàn)/年
  • 上海
  • |
  • 3年以上
  • |
  • 碩士
  • |
  • 全職

職位誘惑: 年終獎(jiǎng)金,五險(xiǎn)一金,福利好,老板nice,年底雙薪,股票期權(quán),年度旅游,通訊津貼,技能培訓(xùn)

發(fā)布時(shí)間: 2018-09-05發(fā)布

職位描述

Team Introduction:
ADI’s Healthcare Group is focused on the state of the art photoelectric mixed signal IC development for healthcare consumer products. We are looking for a highly motivated individual to join our team and take the digital verification tasks. This is a great opportunity for someone who is ready to expand on their verification skills and contribute to a wider spectrum of digital + analog design practices.
 
Responsibility:
•             Define digital verification and mix-signal verification methodology.
•             Develop verification plan and arrange reviews meetings.
•             Build UVM based test-benches according to the verification requirements.
•             Perform chip-level integration verification as well as sub-system and module level verification.
•             Develop testcases, assertions and cover-groups that align with verification plan.
•             Driving for functional/structural coverage closure.
•             Team work with digital design engineers to execute gate level simulation.
•             Team work with analog design engineers to support CO-SIM in environment and simulation flow.
•             Involvement in post-silicon activities such as silicon bring-up, evaluation support, ATE pattern bring-up to take SoC into production.
•             Successfully communicate with designers of multiple product types to deliver first-pass success silicon.
 
Requirement:
•             MSEE or PhD in EE or related
•             4-10 years of professional experience
•             Experience in UVM and SystemVerilog
•             Experience in mixed-signal verification is preferred
•             Solid understanding of verification best practices such as verification planning, requirements tracking, and functional coverage
•             Experience in scripting languages such as Perl and TCL are a plus
•             Experience in power-aware simulations and debug is a big plus
•             Experience in formal verification tools is a plus
•             Be good at English
•             Must have exceptional interpersonal and communication skills
•             Must be a self-starter, should be able to work on assignments with minimal directions
 

職位發(fā)布者

Elyn WEI

HR

7天

簡(jiǎn)歷處理用時(shí)

100%

簡(jiǎn)歷及時(shí)處理率

您還未登錄。已有賬號(hào), 點(diǎn)此登錄,直接投遞

推薦朋友

一鍵投遞