Principal Application Engineer (Physical Design)
- 40萬-48萬/年
- 上海
- |
- 5年以上
- |
- 碩士
- |
- 全職
職位誘惑: 老板nice,五險一金,福利好,年終獎金
發(fā)布時間: 2021-01-12發(fā)布
職位描述
Position Description:
To provide key technical support in digital IC design implementation, product demonstration, and sales presentations.
To demonstrate strong ability and to be hands-on in RTL-to-GDSII design methodology, for challenging low power designs, for 200MHz to several GHz big chips.
Have real design experience including conformal check, logic synthesys, P&R, CTS, SSTA, MMMC to close timing, power and die area.
Assist in technical evaluation, assessment and delivery of concurrent ASIC/SoC designs.
To play a leading role among other team members, while receive little instruction on routine and general assignments.
Position Requirements:
A bachelor's degree is essential and 6+ years’ experience in IC design, electronic engineering or computer science applications.
Ability to understand and articulate technical issues, (and knowledge of) design products and their applications.
Requires working knowledge of one or more programming languages, and effective communication and soft skills.
An MS degree and/or working experience in multi-nation IC design house is a plus.
職位發(fā)布者
cadence hr
Sr.Manager&BP
簡歷處理用時
簡歷及時處理率
Cadence
領域: 移動手持,消費電子,通信網(wǎng)絡
規(guī)模: 500-1000人
主頁: http://www.cadence.com.cn/
工作地址:
浦東嘉里城
查看完整地圖