欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對職位有興趣?上傳您的簡歷無需注冊,即可直接投遞您心儀的職位
AMD

Product Development Engineer (Power Management)

收藏職位
  • 我要分享
  • 25萬-45萬/年
  • 上海
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全職

職位誘惑: 技術(shù)領(lǐng)先,成長空間大,技能培訓(xùn),福利好

發(fā)布時間: 2019-02-25發(fā)布

職位描述

JOB DESCRIPTION

Processor silicon PLL/DLL, PMM and DDR interface electrical test and debug engineer.  In this role, this senior level engineer will be part of a highly technical team that develops test plans, executes bring-up & test plans, & debugs electrical issues in the memory sub-system of new processors. The job entails extensive hands-on lab work as well as technical leadership and communication across teams.
 
DESCRIPTION OF DUTIES

1) Provides PLL/DLL, PMM leadership in the development of new test & validation features
 
2) Closely interacts with silicon design (PLL/DLL, PMM) in test execution & debug, as well as in feature definition for future product generation
3) Writes comprehensive electrical & functional test plans for the PLL/DLL, PMM, and memory validation of processors
 
4) Executes electrical & functional test plans for AMD processors using hardware & software validation tools, oscilloscopes, & logic analyzers.

5) Debug of electrical & functional issues of the memory sub-system of new processors
 
6) Provides detailed input into the platform definition & review of platform designs used in the silicon validation of new processors.

7) Provides technical guidance and training to less experienced engineers and technicians in the planning, test, & debug of the memory sub-system.
SKILLS REQUIRED

1) BS-EE / BS-CE with at least 8 years directly related experience. An advanced degree will be considered a plus.

2) Requires experience and demonstrated technical expertise in the development & execution of platform level electrical & functional test plans. PLL/DLL, PMM, DDR Memory test experience on electronic components such as uProcessors would be considered a big plus.  

3) Requires extensive hands-on experience and demonstrated technical expertise in the debug of I/O interfaces such as DDR

4) Demonstrated experience with or knowledge using oscilloscopes, reading schematics and layout documentation
5) Requires good written and oral communication skills.  
6) Demonstrated ability to communicate with a variety of engineering disciplines and management.

職位發(fā)布者

AMD

HR

7天

簡歷處理用時

100%

簡歷及時處理率

您還未登錄。已有賬號, 點此登錄,直接投遞

推薦朋友

一鍵投遞