欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對職位有興趣?上傳您的簡歷無需注冊,即可直接投遞您心儀的職位
Synopsys

Processor Hardware Application Engineer

收藏職位
  • 我要分享
  • 40萬-50萬/年
  • 上海
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全職

職位誘惑: 年終獎金,五險一金,技術(shù)領(lǐng)先,成長空間大,技能培訓(xùn)

發(fā)布時間: 2021-09-13發(fā)布

職位描述

The candidate will be to work closely with Synopsys customers, enabling them to design embedded systems through the efficient use of our ARC CPU core offerings. The systems engineer will also investigate technical issues and answer in-depth technical questions about product configuration, system integration, RTL design & verification, firmware bringup, and hardware & software debugging. This position will also take an active role in presales engagements as a solutions architect, enabling ARC technology.

Requirements
-         Masters/Bachelors graduates with 10-15 years experienced engineers are welcome. 
- Tech requirements · RTL Coding (Verilog/System Verilog/System C). · Embedded systems programming.
· Experience with firmware for signal processing.
· Knowledge of at least one microprocessor/DSP architecture.
· Experience of hardware development using Verilog for ASIC or FPGA development including Usage of RTL coding (Verilog/System Verilog), logic simulation and synthesis, timing analysis, and verification methodologies.
· Strong problem solving ability and debug through verification capability.
· Excellent oral and written communication skills (English).
· Ability and desire to learn. Helpful qualifications:
· Previous customer facing experience desirable.
· Domain knowledge of ISS (instruction Set Simulator) and FPGA emulation
· Comfortable with System C or System Verilog Platform development.
· Knowledge of TCL/TK scripting language.
· Knowledge of silicon level implications on area, low power, and speed performance.
· Knowledge using compilers, linkers, assemblers and debuggers and run subset test programs on · CPU core in C/C++ and assembly code.
· Experience with a DSP CPU core and a DSP assembly language.
· Experience in creating customer oriented documentation through usage of commercial standards, such as FrameMaker or equivalent.

職位發(fā)布者

HR

HR

7天

簡歷處理用時

100%

簡歷及時處理率

您還未登錄。已有賬號, 點(diǎn)此登錄,直接投遞

推薦朋友

一鍵投遞