ASIC Design/Verification Engineer 設(shè)計(jì)驗(yàn)證工程師

收藏職位

獎(jiǎng)￥2k

什么是入職獎(jiǎng)？

入職獎(jiǎng)是企業(yè)為了找到像您一樣的人才而設(shè)立的獎(jiǎng)金

如何領(lǐng)取？

企業(yè)會(huì)在您入職并通過試用期后一個(gè)月內(nèi)向您發(fā)放全額入職獎(jiǎng)

還有

摩爾人招聘只展示企業(yè)設(shè)立的入職獎(jiǎng)金，不承擔(dān)相關(guān)連帶責(zé)任噢

25萬-50萬/年
上海
|
1-3年
|
本科
|
全職

職位誘惑: 股票期權(quán),年終獎(jiǎng)金,五險(xiǎn)一金,技術(shù)領(lǐng)先,成長空間大,老板nice,福利好,節(jié)日禮物

發(fā)布時(shí)間: 2019-05-17發(fā)布

職位描述

Job Description
·        Analog and digital IP integration for SoC and verification
·        RTL handoff quality check using EDA tools
·        Prepare relevant SDC file
·        Prepare relevant UPF file
·        Co-work and Support ASIC implementation
·        Co-work and Support FPGA prototyping
·        Co-work and Support software and system productions
·        Write design documents
Qualifications
·        2+ years hands-on experience in ASIC RTL design. Experience in Bluetooth, Mobile Computing or IoT is a plus
·        ASIC design verification and implementation knowledge
·        Good knowledge to RTL QA tools (for example Spyglass)
·        Good knowledge to UPF and low power verification (for example VCLP and VCS-NLP)
·        English documents reading
·        Good programming in Perl/Python, TCL and Shell programming
·        Good team work and communication skills