ASIC Design engineer
- 18萬(wàn)-30萬(wàn)/年
- 上海
- |
- 應(yīng)屆生/在校生
- |
- 本科
- |
- 全職
職位誘惑: 福利好,五險(xiǎn)一金,技術(shù)領(lǐng)先,技能培訓(xùn),成長(zhǎng)空間大
發(fā)布時(shí)間: 2018-10-10發(fā)布
職位描述
Job Scope:
ASIC IP design and SoC integration
Job Responsibilities
- IP design based on C-model or design spec
- SoC integration and basic verification
- Support DV engineer to finish the IP level/full chip level verification (simulation, emulation and FPGA test)
- Work with Backend to drive full chip P&R and timing closure
Job Qualifications
- MSEE/MSCS Degree or equivalent
- Experienced in Verilog RTL coding and FPGA design
- Be good at C/C++ or perl/python
職位發(fā)布者
Maggie Ma
HR
簡(jiǎn)歷處理用時(shí)
簡(jiǎn)歷及時(shí)處理率
推薦朋友
新突思電子科技
領(lǐng)域: 消費(fèi)電子,智能硬件,汽車(chē)電子
規(guī)模: 1000人以上
主頁(yè): http://www.synaptics.com
工作地址:
張江高科
查看完整地圖