欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對職位有興趣?上傳您的簡歷無需注冊,即可直接投遞您心儀的職位
芯原微電子(成都)有限公司

Engineer/Sr. Engineer of ZSP Verification

收藏職位
  • 我要分享
  • 12萬-24萬/年
  • 成都
  • |
  • 工作經(jīng)驗(yàn)不限
  • |
  • 本科
  • |
  • 全職

職位誘惑: 年終獎(jiǎng)金,六險(xiǎn)一金,年度體檢,福利好,老板nice,股票期權(quán),天天下午茶,技術(shù)領(lǐng)先,成長空間大,交通補(bǔ)助,節(jié)日禮物,技能培訓(xùn)

發(fā)布時(shí)間: 2019-06-11發(fā)布

職位描述

Responsibilities:

  1. Develop environments for ZSP system functional verification. 
  2. Write verification plans for ZSP system level IPs and systems. 
  3. Develop verification environments for IP and systems using C, verilog, Assembly, SystemVerilog, etc. 
  4. Contribute improvements to verification methodologies, and toolsets. 
  5. Develop script for verification flow with Python, Perl, etc. 

Requirements 
  1. 3-8 years working experience. BS/MS/PhD in Electrical/Computer Engineering. 
  2. Strong coding skills - using languages: Verilog, SystemVerilog, Perl, assembly, C++, C, Linux. 
  3. Great debugging and problem isolation skills. 
  4. AXI, AHB interconnect. 
  5. Computer architecture, memory subsystems. 
  6. Implementing verification methodologies including constrained random verification, coverage closure, Assertion Based Verification, Universal Verification Methodology. 
  7. Background knowledge for DSP, CPU, Cache is better.

職位發(fā)布者

胡馨予

HR

7天

簡歷處理用時(shí)

100%

簡歷及時(shí)處理率

您還未登錄。已有賬號, 點(diǎn)此登錄,直接投遞

推薦朋友

一鍵投遞