Engineer/Sr. Engineer of ZSP Verification
- 12萬-24萬/年
- 成都
- |
- 工作經(jīng)驗(yàn)不限
- |
- 本科
- |
- 全職
職位誘惑: 年終獎(jiǎng)金,六險(xiǎn)一金,年度體檢,福利好,老板nice,股票期權(quán),天天下午茶,技術(shù)領(lǐng)先,成長空間大,交通補(bǔ)助,節(jié)日禮物,技能培訓(xùn)
發(fā)布時(shí)間: 2019-06-11發(fā)布
職位描述
Responsibilities:
- Develop environments for ZSP system functional verification.
- Write verification plans for ZSP system level IPs and systems.
- Develop verification environments for IP and systems using C, verilog, Assembly, SystemVerilog, etc.
- Contribute improvements to verification methodologies, and toolsets.
- Develop script for verification flow with Python, Perl, etc.
Requirements
- 3-8 years working experience. BS/MS/PhD in Electrical/Computer Engineering.
- Strong coding skills - using languages: Verilog, SystemVerilog, Perl, assembly, C++, C, Linux.
- Great debugging and problem isolation skills.
- AXI, AHB interconnect.
- Computer architecture, memory subsystems.
- Implementing verification methodologies including constrained random verification, coverage closure, Assertion Based Verification, Universal Verification Methodology.
- Background knowledge for DSP, CPU, Cache is better.
職位發(fā)布者
胡馨予
HR
簡歷處理用時(shí)
簡歷及時(shí)處理率
推薦朋友
芯原微電子(成都)有限公司
領(lǐng)域: 移動(dòng)手持,消費(fèi)電子,汽車電子
規(guī)模:
工作地址:
高新區(qū)天華二路219號天府軟件園C區(qū)10棟23層
查看完整地圖