欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見反饋

掃描關(guān)注摩爾人半導體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對職位有興趣?上傳您的簡歷無需注冊,即可直接投遞您心儀的職位
AMD

Sr Manager Silicon Design Engineering

收藏職位
  • 我要分享
  • 65萬-90萬/年
  • 上海
  • |
  • 10年以上
  • |
  • 本科
  • |
  • 全職

職位誘惑: 年終獎金,五險一金,福利好,老板nice,交通補助,技術(shù)領(lǐng)先

發(fā)布時間: 2022-03-21發(fā)布

職位描述

Responsibilities:
• Work closely with the other members of the Radeon Technology Group Hardware IP technical management team to provide leadership and set goals and directions for the development of the next generation of graphics processing intellectual property and verification flow.
• Provide leadership to low power Graphic IP verification teams, which are responsible for block architecture review, software modeling, netlist integration, and verification. Have a strong emphasis on meeting program requirements regarding features, performance, and schedules.
• Provide first level management for your direct reports, including goal setting, coaching, performance appraisals, and compensation recommendations.  Foster an environment for success within your team and coordinate the work of your team on development projects.
• Provide direct individual contributions as needed to ensure projects are completed on time and with high quality.  Actively support our continuous verification process improvement projects.
• Provide product management for one or more projects as needed, including coordinating the work of the graphics development team with the other development teams in the company and with our customers.
 
Requirements:
• BSEE/MSEE Electrical Engineering or Computer Engineering; MSEE or MSCE preferred.
• 10+ years of Graphic IP development experience including familiarity with the entire ASIC development process and tools
• 10 years engineering management experience with a history of leading the development of successful high technology products
• Keen understanding of Graphic and System Level issues & requirements
• Solid Verilog or VHDL and C/C++ and scripting skills
• Solid RTL Design, Validation, and Synthesis experience
• Full Chip Validation and debug experience in ASIC’s or large FPGA’s
• Strong interpersonal skills that enables successful interaction with a large worldwide team
• Excellent verbal and written communication skills

職位發(fā)布者

vicky cai

HR

7天

簡歷處理用時

100%

簡歷及時處理率

您還未登錄。已有賬號, 點此登錄,直接投遞

推薦朋友

一鍵投遞