Digital Design Engineer (Flow)
- 30萬(wàn)-40萬(wàn)/年
- 上海
- |
- 3年以上
- |
- 碩士
- |
- 全職
職位誘惑: 年終獎(jiǎng)金,五險(xiǎn)一金
發(fā)布時(shí)間: 2020-04-02發(fā)布
職位描述
JOB DESCRIPTION:
1. Build SoC/IP level Spyglass/Synthesis/Timing Analysis/Formality Check/CDC flow
2. Do SoC/IP level synthesis / timing analysis / formality check / CDC check
3. Deliver constraints and closely co-work timing closure with P&R
4. Take some block level RTL coding
QUALIFICATION:
1. MSEE with >3 year+ experience of digital design experience;
2. Relevant experience in complex timing closure;
3. Be familiar with DC/PT/formality check tools
4. Be familiar with Tcl/Perl/…. Scripts language
5. RTL coding experience is a plus
職位發(fā)布者
Roger Tang 湯馮喆
Recruitment Expert
簡(jiǎn)歷處理用時(shí)
簡(jiǎn)歷及時(shí)處理率
推薦朋友