欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關注微信 意見反饋

掃描關注摩爾人半導體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對職位有興趣?上傳您的簡歷無需注冊,即可直接投遞您心儀的職位
Synopsys

Verification Application Engineer?(VCS)

收藏職位
  • 我要分享
  • 35萬-45萬/年
  • 上海
  • |
  • 3年以上
  • |
  • 本科
  • |
  • 全職

職位誘惑: 年終獎金,五險一金,技術領先,成長空間大,老板nice,技能培訓

發(fā)布時間: 2021-09-13發(fā)布

職位描述

Job Title: Verification Application Engineer (VCS)
Location:Shanghai

Description:
Verification is the number one bottleneck in SOC designs today. Synopsys is uniquely positioned to offer the most complete verification solution in market today. VCS is the Platform for Synopsys verification flow. It incorporates a suite of built-in high performance next generation technologies for test bench automation, assertion based verification, coverage closure, etc., which are needed for verifying challenging multi-million gate designs.
Verification AE’s have the opportunity to work with various customers, giving them abundant exposure to different design styles and verification methodologies that are being used in the industry today. To achieve first-pass silicon all the RTL code must be thoroughly and effectively verified. This requires advanced test generation, simulation, formal analysis, Verification IP, and comprehensive coverage technologies. He/She partners with customers helping them implement these technologies in their complex verification environments through training, deployment assistance, methodology guidance, and technical account management. This keeps the verification Ac abreast with the complex verification environments being used in the Semiconductor industry today.
The verification AE works with Synopsys Sales Team on product demonstrations, evaluations, and competitive benchmarking. He/She plays an active role in account planning and works as part of the account team to develop solutions to customer problems based on their insight into the customers' needs and issues. He/She is the face of Synopsys at the customer site and the eyes and ears for Synopsys at this account.
Requirements:
1. BS degree in CS/EE with 5+ years of experience as a verification engineer.
2. Experience in developing verification environments for complex ASICs using OpenVera/SpecmanE, SystemVerilog or SystemC/C++ is required
3. Experience with verification methodologies such as VMM, OVM or UVM is preferable
4. Understanding of standard bus protocols such as AMBA, USB and PCI-E is a plus
5. Excellent verbal and written communication skills
6. Excellent customer interface, negotiation, communication and planning skills

職位發(fā)布者

HR

HR

7天

簡歷處理用時

100%

簡歷及時處理率

您還未登錄。已有賬號, 點此登錄,直接投遞

推薦朋友

一鍵投遞