DFT Intern(實(shí)習(xí),薪資面議)
- 2萬(wàn)-4萬(wàn)/年
- 上海
- |
- 應(yīng)屆生/在校生
- |
- 本科
- |
- 實(shí)習(xí)
職位誘惑: 福利好,老板nice,天天下午茶,成長(zhǎng)空間大,技術(shù)領(lǐng)先,技能培訓(xùn)
發(fā)布時(shí)間: 2022-02-25發(fā)布
職位描述
RESPONSIBILITIES:
· Implement SOC DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic.
· Perform verification on all DFT structures
· Generate DFT related timing constraints and work with PD team for timing closure
· Generate and verify DFT structural patterns and functional patterns
· Participate in ATE bring-up and debug the DFT patterns on ATE
· Design and implement other DFX (debug, characterization, yield etc) logics
職位發(fā)布者
Shirley
HR
簡(jiǎn)歷處理用時(shí)
簡(jiǎn)歷及時(shí)處理率
推薦朋友
瀚博
領(lǐng)域: 智能硬件
規(guī)模: 50-100人
主頁(yè): http://www.vastaitech.com
工作地址:
銀冬路491號(hào)1幢407-410
查看完整地圖