欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見(jiàn)反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對(duì)職位有興趣?上傳您的簡(jiǎn)歷無(wú)需注冊(cè),即可直接投遞您心儀的職位
Cadence

Principal / Lead Application Engineer

收藏職位
  • 我要分享
  • 30萬(wàn)-50萬(wàn)/年
  • 上海
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全職

職位誘惑: 五險(xiǎn)一金,福利好,股票期權(quán),技術(shù)領(lǐng)先,成長(zhǎng)空間大,交通補(bǔ)助

發(fā)布時(shí)間: 2021-01-12發(fā)布

職位描述


Position Description:

1.   Work closely with the Sales team to identify and scope opportunities for Cadence SoC Verification solution, simulation Emulation and Acceleration products.
2.   Plan, execute and manage key technical evaluations and benchmark with existing and potential customers.
3.   Train, ramp-up and accompany customer project.
4.   Conduct basic and advanced trainings, presentations and demos as necessary.
5.   Providing technical expertise to address clients’ queries, which need expert involvement.
6.   Aligned closely with corporate engineering and sales/marketing team on customer requirement for product direction/improvement.
 
Position Requirements:  4-6 or above years’ experience in the following areas:

1.      Design experience in Verilog/VHDL for IP or SoC chip level.
2.      HW verification with knowledge of System Verilog/VHDL and HDL simulators
3.      Experience with hardware emulator or accelerator is a big advantage
4.      Advanced Verification Methodology like UVM is a plus
5.      Knowledge of Unix and Linux is highly desired
6.      Strong verbal and written communication skills in English
7.      Strong teamwork skills with good human relationship
 

職位發(fā)布者

cadence hr

Sr.Manager&BP

7天

簡(jiǎn)歷處理用時(shí)

99%

簡(jiǎn)歷及時(shí)處理率

您還未登錄。已有賬號(hào), 點(diǎn)此登錄,直接投遞

推薦朋友

一鍵投遞