Analog Layout Engineer
- 18萬-30萬/年
- 上海
- |
- 3年以上
- |
- 本科
- |
- 全職
職位誘惑: 五險一金,福利好,老板nice
發(fā)布時間: 2021-07-30發(fā)布
職位描述
Location:Shanghai/Beijing/Shenzhen/Chengdu/Xi'an/Suzhou
Description:
1. Full custom analog layout/verification and RC extraction.
2. Perform block level layout. Conduct physical verification (DRC and LVS using Cadence tools).
3. Team work with analog designers, optimize layout.
Qualification:
1. Bachelor or above degree with 2+ years experiences in CMOS IC full-custom layout.
2. Familiar with layout skills and knowledge is must.
3. Good teamwork/communication/positive is must.
4. Familiar with Cadence IC layout and verification tools
5. Having massive IP block experience
6. Familiar with below 40nm CMOS process and design rule is a plus.
7. Familiar with ESD/Latch up and related layout solutions is a plus.
8. Familiar with rule deck is a plus.
職位發(fā)布者
Jessy
Account Manager
簡歷處理用時
簡歷及時處理率
上海芯海集成電路設(shè)計有限公司
領(lǐng)域: 消費電子
規(guī)模: 50-100人
主頁: http://www.chipsea-design.com
工作地址:
上海/北京/深圳/成都/西安/蘇州
查看完整地圖