ASIC Design Head
- 70萬-100萬/年
- 深圳
- |
- 10年以上
- |
- 本科
- |
- 全職
職位誘惑: 五險(xiǎn)一金,年終獎金,福利好,老板nice,年度旅游,成長空間大,節(jié)日禮物
發(fā)布時(shí)間: 2023-05-04發(fā)布
職位描述
Job Responsibilities:
1. Ensure complete device integration, including analogue, digital IPs, memories, IOs and
passives as required;
2. Execute the development per aggressive timelines / quality targets;
3. Conduct full IC specification to Final Netlist activities, including ownership for the
validation/characterization upon silicon arrival;
4. Define the implementation and simulation strategies for optimal Mixed Signal IC
execution (Design and Integration);
5. Design from initial written specification or ‘C’ model to final DFT inserted gate level RTL
creation, Synthesis, insertion of Test logic, Clocking and Debug structures;
6. Implement simulation test bench for designs and carry out the simulations ensuring
high levels of coverage across analogue and digital IPs;
7. Execute formal verification between the various compiled views (including RTL and
gate level) deriving specification from system level documents Utilizing system ‘c’ or ‘e’
language modelling and verification;
8. Scope includes silicon, packaging and industrialization, primary interface for the IC
design activity.
Job Requirements:
1. Bachelor or above in Electronics Engineering or equivalent;
2. 10 years of solid experience in Engineering;
3. Familiar with digital / mixed-mode Simulation / verification;
4. Familiar with Baseband signal processing or DSP architecture;
5. Expertise in digital design flow, including SystemVerilog, Synthesis, DFT etc;
6. Working knowledge of Mixed Signal design for different interface design;
7. Detailed knowledge of design for manufacturing and reliability best practices;
8. Excellent configuration management expertise.
職位發(fā)布者
Jessie
HR
簡歷處理用時(shí)
簡歷及時(shí)處理率
推薦朋友
晶門科技
領(lǐng)域: 移動手持,消費(fèi)電子
規(guī)模: 50-100人
主頁: https://www.solomon-systech.com/
工作地址:
深圳市南山區(qū)深圳軟件園一期-6棟2層
查看完整地圖